4394 search results - page 511 / 879 » Designing agent chips |
188
click to vote
IWSOC
2005
IEEE
16 years 7 days ago
2005
IEEE
A fully programmable radio baseband processor architecture is presented. The architecture is based on a DSP processor core and a number flexible accelerators, connected via a con...
174
click to vote
CHES
2005
Springer
16 years 6 days ago
2005
Springer
During the last years, several masking schemes for AES have been proposed to secure hardware implementations against DPA attacks. In order to investigate the effectiveness of thes...
182
click to vote
FPGA
2005
ACM
16 years 6 days ago
2005
ACM
We introduce a 64-bit ANSI/IEEE Std 754-1985 floating point design of a hardware matrix multiplier optimized for FPGA implementations. A general block matrix multiplication algor...
179
click to vote
ICES
2005
Springer
16 years 3 days ago
2005
Springer
Abstract. We propose a tuning method for MEMS gyroscopes based on evolutionary computation to efficiently increase the sensitivity of MEMS gyroscopes through tuning. The tuning met...
183
click to vote
DATE
2003
IEEE
15 years 12 months ago
2003
IEEE
Test data compression (TDC) is a promising low-cost methodology for System-on-a-Chip (SOC) test. This is due to the fact that it can reduce not only the volume of test data but al...