4394 search results - page 504 / 879 » Designing agent chips |
181
click to vote
VLSID
2004
IEEE
16 years 7 months ago
2004
IEEE
System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process as IP blocks often ...
153
click to vote
VLSID
2004
IEEE
16 years 7 months ago
2004
IEEE
Dynamic noise analysis is greatly needed in place of traditional static noise analysis due to the ever increasingly stringent design requirement for VLSI chips based on very deep ...
168
click to vote
ICCD
2007
IEEE
16 years 3 months ago
2007
IEEE
On-chip caches take a large portion of the chip area. They are much more vulnerable to parameter variation than smaller units. As leakage current becomes a significant component ...
157
click to vote
ICCD
2006
IEEE
16 years 3 months ago
2006
IEEE
—In-place flipping of rectangular blocks/cells can potentially reduce the wirelength of a floorplan/placement solution without changing the chip area, In a recent work [Hao 05], ...
140
click to vote
ICCAD
2008
IEEE
16 years 3 months ago
2008
IEEE
—In today’s many-core era, the interconnection networks have been the key factor that dominates the performance of a computer system. In this paper, we propose a design flow t...