Sciweavers

4394 search results - page 341 / 879
» Designing agent chips
Sort
View
ASPDAC
2007
ACM
80views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Implementation of a Standby-Power-Free CAM Based on Complementary Ferroelectric-Capacitor Logic
Abstract-- A complementary ferroelectriccapacitor (CFC) logic-circuit style is proposed for a compact and standby-power-free content-addressable memory (CAM). Since the use of the ...
Shoun Matsunaga, Takahiro Hanyu, Hiromitsu Kimura,...
ISCA
2000
IEEE
118views Hardware» more  ISCA 2000»
15 years 10 months ago
Smart Memories: a modular reconfigurable architecture
Trends in VLSI technology scaling demand that future computing devices be narrowly focused to achieve high performance and high efficiency, yet also target the high volumes and lo...
Ken Mai, Tim Paaske, Nuwan Jayasena, Ron Ho, Willi...
CAV
2008
Springer
115views Hardware» more  CAV 2008»
15 years 8 months ago
An Algebraic Approach for Proving Data Correctness in Arithmetic Data Paths
This paper proposes a new approach for proving arithmetic correctness of data paths in System-on-Chip modules. It complements existing techniques which are, for reasons of complexi...
Oliver Wienand, Markus Wedler, Dominik Stoffel, Wo...
APCCAS
2006
IEEE
224views Hardware» more  APCCAS 2006»
15 years 8 months ago
A Multi-Context FPGA Using a Floating-Gate-MOS Functional Pass-Gate and Its CAD Environment
Abstract-- Multi-context FPGAs (MC-FPGAs) have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. The additional memory pl...
Masanori Hariyama, Michitaka Kameyama
ASPDAC
2008
ACM
100views Hardware» more  ASPDAC 2008»
15 years 8 months ago
Routability driven modification method of monotonic via assignment for 2-layer Ball Grid Array packages
Ball Grid Array packages in which I/O pins are arranged in a grid array pattern realize a number of connections between chips and a printed circuit board, but it takes much time in...
Yoichi Tomioka, Atsushi Takahashi