4394 search results - page 313 / 879 » Designing agent chips |
178
click to vote
DAC
2006
ACM
16 years 16 days ago
2006
ACM
This paper describes how systems companies are adopting SystemC transaction level models for system on chip design and verification, and how these transaction level models are bei...
186
click to vote
SBCCI
2003
ACM
15 years 11 months ago
2003
ACM
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling all...
196
click to vote
FPL
2009
Springer
15 years 10 months ago
2009
Springer
Field Programmable Gate Arrays (FPGAs) have long held the promise of allowing designers to create systems with performance levels close to custom circuits but with a software-like...
198
click to vote
CODES
2004
IEEE
15 years 10 months ago
2004
IEEE
In this paper, a novel method for high-level specification and validation of SoC designs using UML is proposed. UML is introduced as a formal model of specification for SoC design...
186
click to vote
DSN
2008
IEEE
15 years 8 months ago
2008
IEEE
The combination of continued technology scaling and increased on-chip transistor densities has made vulnerability to radiation induced soft errors a significant design concern. In...