Sciweavers

11242 search results - page 1923 / 2249
» Designing a Super-Peer Network
Sort
View
CODES
2003
IEEE
16 years 4 days ago
First results with eBlocks: embedded systems building blocks
We describe our first efforts to develop a set of off-the-shelf hardware components that ordinary people could connect to build a simple but useful class of embedded systems. The ...
Susan Cotterell, Frank Vahid, Walid A. Najjar, Har...
ISMVL
1997
IEEE
99views Hardware» more  ISMVL 1997»
15 years 11 months ago
Useful Application of CMOS Ternary Logic to the Realisation of Asynchronous Circuits
This paper shows how the application of a CMOS ternary logic is useful in the realisation of Delay Insensitive (01)asynchronous circuits. It is shown that fully DIasynchronous cir...
Riccardo Mariani, Roberto Roncella, Roberto Salett...
DAC
1997
ACM
15 years 11 months ago
More Practical Bounded-Skew Clock Routing
: Academic clock routing research results has often had limited impact on industry practice, since such practical considerations as hierarchical buffering, rise-time and overshoot ...
Andrew B. Kahng, Chung-Wen Albert Tsao
ICSE
2000
IEEE-ACM
15 years 10 months ago
Software engineering and performance: a road-map
Software engineering has traditionally focussed on functional requirements and how to build software that has few bugs and can be easily maintained. Most design approaches include...
Rob Pooley
194
Voted
BMCBI
2010
136views more  BMCBI 2010»
15 years 7 months ago
The IronChip evaluation package: a package of perl modules for robust analysis of custom microarrays
Background: Gene expression studies greatly contribute to our understanding of complex relationships in gene regulatory networks. However, the complexity of array design, producti...
Yevhen Vainshtein, Mayka Sanchez, Alvis Brazma, Ma...
« Prev « First page 1923 / 2249 Last » Next »