Sciweavers

11242 search results - page 1922 / 2249
» Designing a Super-Peer Network
Sort
View
CODES
2007
IEEE
16 years 1 months ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
DATE
2007
IEEE
126views Hardware» more  DATE 2007»
16 years 1 months ago
The ARTEMIS cross-domain architecture for embedded systems
platform and a suite of abstract components with which new developments in different application domains can be engineered with minimal effort [1]p.16. Generic platforms, or refere...
Hermann Kopetz
ISCA
2007
IEEE
182views Hardware» more  ISCA 2007»
16 years 1 months ago
Configurable isolation: building high availability systems with commodity multi-core processors
High availability is an increasingly important requirement for enterprise systems, often valued more than performance. Systems designed for high availability typically use redunda...
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman ...
CCS
2005
ACM
16 years 11 days ago
CPOL: high-performance policy evaluation
Policy enforcement is an integral part of many applications. Policies are often used to control access to sensitive information. Current policy specification languages give users ...
Kevin Borders, Xin Zhao, Atul Prakash
VIZSEC
2005
Springer
16 years 9 days ago
A User-centered Look at Glyph-based Security Visualization
This paper presents the Intrusion Detection toolkit (IDtk), an information Visualization tool for intrusion detection (ID). IDtk was developed through a user-centered design proce...
Anita Komlodi, Penny Rheingans, Utkarsha Ayachit, ...
« Prev « First page 1922 / 2249 Last » Next »