Sciweavers

5672 search results - page 307 / 1135
» Design techniques for low-power systems
Sort
View
IEEEPACT
2005
IEEE
16 years 11 days ago
Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...
Yonghong Song, Spiros Kalogeropulos, Partha Tiruma...
ISCA
1994
IEEE
104views Hardware» more  ISCA 1994»
15 years 11 months ago
Exploring the Design Space for a Shared-Cache Multiprocessor
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
Basem A. Nayfeh, Kunle Olukotun
ICECCS
2006
IEEE
90views Hardware» more  ICECCS 2006»
16 years 25 days ago
A Type System for the Relational Calculus of Object Systems
Being a successful technique in software practice, Object Orientation (OO) is a hot topic in academic research fields. Among many formalisms, rCOS, a refinement calculus of obje...
Liang Zhao, Xiangpeng Zhao, Quan Long, Zongyan Qiu
CODES
2010
IEEE
15 years 4 months ago
Statistical approach in a system level methodology to deal with process variation
The impact of process variation in state of the art technology makes traditional (worst case) designs unnecessarily pessimistic, which translates to suboptimal designs in terms of...
Concepción Sanz Pineda, Manuel Prieto, Jos&...
119
Voted
ITC
2003
IEEE
113views Hardware» more  ITC 2003»
16 years 2 days ago
Fault Injection for Verifying Testability at the VHDL Level
This paper presents a technique to improve verification at the VHDL level of digital circuits by means of a specially designed fault injection block. The injection technique allow...
S. R. Seward, Parag K. Lala