Sciweavers

5672 search results - page 243 / 1135
» Design techniques for low-power systems
Sort
View
IPPS
2009
IEEE
16 years 1 months ago
Design, implementation, and evaluation of transparent pNFS on Lustre
Parallel NFS (pNFS) is an emergent open standard for parallelizing data transfer over a variety of I/O protocols. Prototypes of pNFS are actively being developed by industry and a...
Weikuan Yu, Oleg Drokin, Jeffrey S. Vetter
EMSOFT
2001
Springer
15 years 11 months ago
Using Multiple Levels of Abstractions in Embedded Software Design
ltiple Levels of Abstractions in Embedded Software Design Jerry R. Burch1, Roberto Passerone1, and Alberto L. Sangiovanni-Vincentelli2 1 Cadence Berkeley Laboratories, Berkeley CA ...
Jerry R. Burch, Roberto Passerone, Alberto L. Sang...
MACOM
2010
15 years 4 months ago
Quality of Service Oriented Analysis of Cross-Layer Design in Wireless Ad Hoc Networks
Abstract. In wireless ad hoc networks, cross-layer design aims at reducing multiple access interference and thus obtaining a higher spatial reuse. In order to identify the most sui...
Ulrike Korger, Christian Hartmann, Katsutoshi Kusu...
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 11 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel
MICRO
2007
IEEE
71views Hardware» more  MICRO 2007»
15 years 6 months ago
Effective Optimistic-Checker Tandem Core Design through Architectural Pruning
Design complexity is rapidly becoming a limiting factor in the design of modern, high-performance microprocessors. This paper introduces an optimization technique to improve the e...
Francisco J. Mesa-Martinez, Jose Renau