Sciweavers

5672 search results - page 1002 / 1135
» Design techniques for low-power systems
Sort
View
SASP
2008
IEEE
77views Hardware» more  SASP 2008»
16 years 24 days ago
Resource Sharing in Custom Instruction Set Extensions
Abstract—Customised processor performance generally increases as additional custom instructions are added. However, performance is not the only metric that modern systems must ta...
Marcela Zuluaga, Nigel P. Topham
CODES
2007
IEEE
16 years 23 days ago
Locality optimization in wireless applications
There is a strong need now for compilers of embedded systems to find effective ways of optimizing series of loop-nests, wherein majority of the memory references occur in the fo...
Javed Absar, Min Li, Praveen Raghavan, Andy Lambre...
DATE
2007
IEEE
148views Hardware» more  DATE 2007»
16 years 23 days ago
Temperature aware task scheduling in MPSoCs
In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal managem...
Ayse Kivilcim Coskun, Tajana Simunic Rosing, Keith...
DEEC
2007
IEEE
16 years 23 days ago
DeepBot: a focused crawler for accessing hidden web content
The crawler engines of today cannot reach most of the information contained in the Web. A great amount of valuable information is "hidden" behind the query forms of onli...
Manuel Álvarez, Juan Raposo, Alberto Pan, F...
DSN
2007
IEEE
16 years 23 days ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
« Prev « First page 1002 / 1135 Last » Next »