Sciweavers

447 search results - page 30 / 90
» Design space exploration of reliable networked embedded syst...
Sort
View
DAC
2007
ACM
16 years 7 months ago
A System For Coarse Grained Memory Protection In Tiny Embedded Processors
Many embedded systems contain resource constrained microcontrollers where applications, operating system components and device drivers reside within a single address space with no...
Ram Kumar, Akhilesh Singhania, Andrew Castner, Edd...
DAC
2004
ACM
15 years 11 months ago
Extending the transaction level modeling approach for fast communication architecture exploration
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems....
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
SAMOS
2010
Springer
15 years 4 months ago
A trace-based scenario database for high-level simulation of multimedia MP-SoCs
—High-level simulation and design space exploration nowadays are key ingredients for system-level design of modern multimedia embedded systems. The majority of the work in this a...
Peter van Stralen, Andy D. Pimentel
ICDCS
2008
IEEE
16 years 13 days ago
Measurement Manipulation and Space Selection in Network Coordinates
Internet coordinate systems have emerged as an efficient method to estimate the latency between pairs of nodes without any communication between them. However, most coordinate sy...
Cristian Lumezanu, Neil Spring
VLSID
2009
IEEE
177views VLSI» more  VLSID 2009»
16 years 6 months ago
Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study
Many system-level design tasks (e.g. timing analysis, hardware/software partitioning and design space exploration) involve computational kernels that are intractable (usually NP-ha...
Unmesh D. Bordoloi, Samarjit Chakraborty