Sciweavers

4542 search results - page 651 / 909
» Design patterns for data structures
Sort
View
CODES
2003
IEEE
15 years 12 months ago
A low-cost memory architecture with NAND XIP for mobile embedded systems
NAND flash memory has become an indispensable component in mobile embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cost and ...
Chanik Park, Jaeyu Seo, Sunghwan Bae, Hyojun Kim, ...
SIGMETRICS
2003
ACM
147views Hardware» more  SIGMETRICS 2003»
15 years 11 months ago
Effect of node size on the performance of cache-conscious B+-trees
In main-memory databases, the number of processor cache misses has a critical impact on the performance of the system. Cacheconscious indices are designed to improve performance b...
Richard A. Hankins, Jignesh M. Patel
IEAAIE
1994
Springer
15 years 10 months ago
Applying Blackboard Techniques to Real-Time Signal Processing and Multimedia Network Management
Two recent projects at ORA have used a blackboard framework during system design.1 DANA is a multimedia network monitoring system, while MARRS is a real-time passive radar system....
Randall J. Calistri-Yeh
FLAIRS
2008
15 years 9 months ago
Evolutionary Learning of Dynamic Naive Bayesian Classifiers
Naive Bayesian classifiers work well in data sets with independent attributes. However, they perform poorly when the attributes are dependent or when there are one or more irrelev...
Miguel A. Palacios-Alonso, Carlos A. Brizuela, Lui...
SDL
2003
147views Hardware» more  SDL 2003»
15 years 8 months ago
Modelling and Evaluation of a Network on Chip Architecture Using SDL
Network on Chip (NoC) is a new paradigm for designing large and complex systems on chips (SoCs). In this paradigm, a packet switched network is provided for on-chip communication. ...
Rickard Holsmark, Magnus Högberg, Shashi Kuma...