Sciweavers

3972 search results - page 466 / 795
» Design of the iSCSI Protocol
Sort
View
ICNP
2009
IEEE
15 years 4 months ago
End-to-End Versus Hop-by-Hop Soft State Refresh for Multi-hop Signaling Systems
Abstract--To ensure state synchronization of signalling operations, many signaling protocol designs choose to establish "soft" state that expires if it is not refreshed. ...
Xiaoming Fu, Jianhua He
HPCA
2007
IEEE
16 years 7 months ago
A Scalable, Non-blocking Approach to Transactional Memory
Transactional Memory (TM) provides mechanisms that promise to simplify parallel programming by eliminating the need for locks and their associated problems (deadlock, livelock, pr...
Hassan Chafi, Jared Casper, Brian D. Carlstrom, Au...
172
Voted
ICSE
2004
IEEE-ACM
16 years 6 months ago
A Feature-Oriented Alternative to Implementing Reliability Connector Wrappers
Connectors and connector wrappers explicitly specify the protocol of interaction among components and afford the reusable application of extra-functional behaviors, such as reliabi...
J. H. Sowell, R. E. Kurt Stirewalt
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
16 years 11 days ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed
IPPS
2003
IEEE
16 years 1 days ago
Expresso and Chips: Creating a Next Generation Microarray Experiment Management System
Expresso is an experiment management system that is designed to assist biologists in planning, executing, and interpreting microarray experiments. It serves as a unifying framewor...
Allan A. Sioson, Jonathan I. Watkinson, Cecilia Va...