Sciweavers

9105 search results - page 1602 / 1821
» Design of the MUC-6 evaluation
Sort
View
ASPDAC
2007
ACM
81views Hardware» more  ASPDAC 2007»
15 years 10 months ago
LEAF: A System Level Leakage-Aware Floorplanner for SoCs
Abstract-- Process scaling and higher leakage power have resulted in increased power densities and elevated die temperatures. Due to the interdependence of temperature and leakage ...
Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal...
ASPDAC
2007
ACM
174views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems
Dynamic voltage scaling (DVS) circuits have been widely adopted in many computing systems to provide tradeoff between performance and power consumption. The effective use of energ...
Jian-Jia Chen, Chuan-Yue Yang, Tei-Wei Kuo, Chi-Sh...
CASES
2007
ACM
15 years 10 months ago
Fragment cache management for dynamic binary translators in embedded systems with scratchpad
Dynamic binary translation (DBT) has been used to achieve numerous goals (e.g., better performance) for general-purpose computers. Recently, DBT has also attracted attention for e...
José Baiocchi, Bruce R. Childers, Jack W. D...
CF
2007
ACM
15 years 10 months ago
Identifying potential parallelism via loop-centric profiling
The transition to multithreaded, multi-core designs places a greater responsibility on programmers and software for improving performance; thread-level parallelism (TLP) will be i...
Tipp Moseley, Daniel A. Connors, Dirk Grunwald, Ra...
MMB
2010
Springer
182views Communications» more  MMB 2010»
15 years 10 months ago
CrossTrace: Cross-Layer Measurement for IEEE 802.11 Wireless Testbeds
In this paper, we introduce and evaluate CrossTrace, a framework for performing cross-layer measurements in IEEE 802.11 based wireless networks. CrossTrace allows tracing of parame...
Simon Frohn, Sascha Gübner, Christoph Lindema...
« Prev « First page 1602 / 1821 Last » Next »