Sciweavers

9105 search results - page 1599 / 1821
» Design of the MUC-6 evaluation
Sort
View
FPGA
1997
ACM
145views FPGA» more  FPGA 1997»
15 years 10 months ago
Generation of Synthetic Sequential Benchmark Circuits
Programmable logic architectures increase in capacity before commercial circuits are designed for them, yielding a distinct problem for FPGA vendors: how to test and evaluate the ...
Michael D. Hutton, Jonathan Rose, Derek G. Corneil
SIGCOMM
1996
ACM
15 years 10 months ago
Hierarchical Packet Fair Queueing Algorithms
Hierarchical Packet Fair Queueing (H-PFQ)algorithms have the potential to simultaneously support guaranteed realtime service, rate-adaptive best-eort, and controlled linksharing s...
Jon C. R. Bennett, Hui Zhang
SIGMOD
1996
ACM
112views Database» more  SIGMOD 1996»
15 years 10 months ago
Performance Tradeoffs for Client-Server Query Processing
The constructionof high-performance databasesystems that combine the best aspects of the relational and object-oriented approaches requires the design of client-server architectur...
Michael J. Franklin, Björn Þór J...
HPDC
1993
IEEE
15 years 10 months ago
Supporting Heterogeneity and Distribution in the Numerical Propulsion System
The Numerical Propulsion System Simulation (NPSS) project has been initiated by NASA to explore the use of computer simulation in the development of new aircraft propulsion techno...
Patrick T. Homer, Richard D. Schlichting
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 10 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
« Prev « First page 1599 / 1821 Last » Next »