Sciweavers

1640 search results - page 166 / 328
» Design of Synchronous Action Systems
Sort
View
ICA3PP
2005
Springer
15 years 12 months ago
A Practical Comparison of Cluster Operating Systems Implementing Sequential and Transactional Consistency
Shared Memory is an interesting communication paradigm for SMP machines and clusters. Weak consistency models have been proposed to improve efficiency of shared memory applications...
Stefan Frenz, Renaud Lottiaux, Michael Schött...
ASPDAC
2007
ACM
82views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Efficient BMC for Multi-Clock Systems with Clocked Specifications
- Current industry trends in system design -- multiple clocks, clocks with arbitrary frequency ratios, multi-phased clocks, gated clocks, and level-sensitive latches, combined with...
Malay K. Ganai, Aarti Gupta
JSS
2006
80views more  JSS 2006»
15 years 6 months ago
Polyhedral space generation and memory estimation from interface and memory models of real-time video systems
We present a tool and a methodology for estimating the memory storage requirement for synchronous real-time video processing systems. Typically, a designer will use the feedback i...
Benny Thörnberg, Qubo Hu, Martin Palkovic, Ma...
CHI
2010
ACM
16 years 27 days ago
InPhase: evaluation of a communication system focused on "happy coincidences" of daily behaviors
To supplement existing forms of communication such as telephone and e-mail, this research proposes a new method of communicating “awareness” between people who are separated b...
Hitomi Tsujita, Koji Tsukada, Itiro Siio
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
16 years 5 hour ago
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
— This paper presents an architecture and a wrapper synthesis approach for the design of multi-clock systems-on-chips. We build upon the initial work on multi-clock latency-insen...
Ankur Agiwal, Montek Singh