Sciweavers

8345 search results - page 57 / 1669
» Design of Neuromorphic Hardwares
Sort
View
ITC
2000
IEEE
55views Hardware» more  ITC 2000»
15 years 10 months ago
Low power BIST design by hypergraph partitioning: methodology and architectures
Patrick Girard, Christian Landrault, Loïs Gui...
ITC
2000
IEEE
53views Hardware» more  ITC 2000»
15 years 10 months ago
Using on-chip test pattern compression for full scan SoC designs
Helmut Lang, Jens Pfeiffer, Jeff Maguire
ISPD
2000
ACM
79views Hardware» more  ISPD 2000»
15 years 10 months ago
Incremental physical design
Jason Cong, Majid Sarrafzadeh