Sciweavers

8345 search results - page 1579 / 1669
» Design of Neuromorphic Hardwares
Sort
View
TVLSI
2011
265views more  TVLSI 2011»
15 years 1 months ago
Decoding-Aware Compression of FPGA Bitstreams
Abstract—Bitstream compression is important in reconfigurable system design since it reduces the bitstream size and the memory requirement. It also improves the communication ba...
Xiaoke Qin, Chetan Muthry, Prabhat Mishra
TCAD
2010
102views more  TCAD 2010»
15 years 1 months ago
Functional Test Generation Using Efficient Property Clustering and Learning Techniques
Abstract--Functional verification is one of the major bottlenecks in system-on-chip design due to the combined effects of increasing complexity and lack of automated techniques for...
Mingsong Chen, Prabhat Mishra
TCAD
2010
168views more  TCAD 2010»
15 years 1 months ago
An MILP-Based Performance Analysis Technique for Non-Preemptive Multitasking MPSoC
For real-time applications, it is necessary to estimate the worst-case performance early in the design process without actual hardware implementation. While the non-preemptive task...
Hoeseok Yang, Sungchan Kim, Soonhoi Ha
TPDS
2010
113views more  TPDS 2010»
15 years 1 months ago
Highly Available Intrusion-Tolerant Services with Proactive-Reactive Recovery
In the past, some research has been done on how to use proactive recovery to build intrusion-tolerant replicated systems that are resilient to any number of faults, as long as reco...
Paulo Sousa, Alysson Neves Bessani, Miguel Correia...
TPDS
2010
164views more  TPDS 2010»
15 years 1 months ago
Energy-Efficient Wake-Up Scheduling for Data Collection and Aggregation
The basic operation in such a network is the systematic gathering (with or without in-network aggregation) and transmitting of sensed data to a base station for further processing....
Yanwei Wu, Xiang-Yang Li, Yunhao Liu, Wei Lou
« Prev « First page 1579 / 1669 Last » Next »