8345 search results - page 1562 / 1669 » Design of Neuromorphic Hardwares |
161
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
This paper proposes a low power technique, called SBR (Sign Bit Reduction) which may reduce the switching activity in multipliers as well as data buses. Utilizing the multipliers ...
139
click to vote
IWOMP
2010
Springer
15 years 8 months ago
2010
Springer
With the approaching of the many-core era, it becomes more and more difficult for a single OpenMP application to efficiently utilize all the available processor cores. On the other...
161
click to vote
EVOW
2008
Springer
15 years 8 months ago
2008
Springer
Abstract. Software configurable analogue arrays offer an intriguing platform for automated design by evolutionary algorithms. Like previous evolvable hardware experiments, these pl...
169
click to vote
BIS
2007
15 years 7 months ago
2007
Applications written for mobile devices have become more and more complex, adjusting to the constantly improving computational power of hardware. With the growing application size ...
161
click to vote
CIDR
2007
15 years 7 months ago
2007
Prior research shows that database system performance is dominated by off-chip data stalls, resulting in a concerted effort to bring data into on-chip caches. At the same time, hi...