Sciweavers

8345 search results - page 1544 / 1669
» Design of Neuromorphic Hardwares
Sort
View
GLVLSI
2002
IEEE
136views VLSI» more  GLVLSI 2002»
15 years 11 months ago
Test generation for resistive opens in CMOS
This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMO...
Arun Krishnamachary, Jacob A. Abraham
HPDC
2002
IEEE
15 years 11 months ago
Flexibility, Manageability, and Performance in a Grid Storage Appliance
We present NeST, a flexible software-only storage appliance designed to meet the storage needs of the Grid. NeST has three key features that make it well-suited for deployment in...
John Bent, Venkateshwaran Venkataramani, Nick LeRo...
ICCAD
2002
IEEE
112views Hardware» more  ICCAD 2002»
15 years 11 months ago
ATPG-based logic synthesis: an overview
The ultimate goal of logic synthesis is to explore implementation flexibility toward meeting design targets, such as area, power, and delay. Traditionally, such flexibility is exp...
Chih-Wei Jim Chang, Malgorzata Marek-Sadowska
IPPS
2002
IEEE
15 years 11 months ago
Java Mirrors: Building Blocks for Remote Interaction
Java mirror objects are building blocks for integrating web-based with high performance applications. This paper demonstrates the utility of mirror objects for construction of rem...
Yuan Chen, Karsten Schwan, David W. Rosen
VTS
2002
IEEE
126views Hardware» more  VTS 2002»
15 years 11 months ago
On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization
The testing time for a system-on-chip (SOC) is determined to a large extent by the design of test wrappers and the test access mechanism (TAM). Wrapper/TAM co-optimization is ther...
Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan M...
« Prev « First page 1544 / 1669 Last » Next »