Sciweavers

8345 search results - page 1530 / 1669
» Design of Neuromorphic Hardwares
Sort
View
WMPI
2004
ACM
15 years 12 months ago
A case for multi-level main memory
Current trends suggest that the number of memory chips per processor chip will increase at least a factor of ten in seven years. This will make DRAM cost, the space and the power i...
Magnus Ekman, Per Stenström
WMPI
2004
ACM
15 years 12 months ago
Evaluating kilo-instruction multiprocessors
The ever increasing gap in processor and memory speeds has a very negative impact on performance. One possible solution to overcome this problem is the Kilo-instruction processor. ...
Marco Galluzzi, Ramón Beivide, Valentin Pue...
WMPI
2004
ACM
15 years 12 months ago
Cache organizations for clustered microarchitectures
Clustered microarchitectures are an effective organization to deal with the problem of wire delays and complexity by partitioning some of the processor resources. The organization ...
José González, Fernando Latorre, Ant...
AP2PC
2004
Springer
15 years 12 months ago
An Agent Module for a System on Mobile Devices
A Middleware is the software that assists an application to interact or communicate with other applications, networks, hardware, and/or operating systems. We have earlier proposed ...
Praveen Madiraju, Sushil K. Prasad, Rajshekhar Sun...
ARCS
2004
Springer
15 years 12 months ago
Cryptonite - A Programmable Crypto Processor Architecture for High-Bandwidth Applications
Cryptographic methods are widely used within networking and digital rights management. Numerous algorithms exist, e.g. spanning VPNs or distributing sensitive data over a shared ne...
Rainer Buchty, Nevin Heintze, Dino Oliva
« Prev « First page 1530 / 1669 Last » Next »