Sciweavers

8345 search results - page 1512 / 1669
» Design of Neuromorphic Hardwares
Sort
View
ASPDAC
2006
ACM
124views Hardware» more  ASPDAC 2006»
16 years 13 days ago
Functional modeling techniques for efficient SW code generation of video codec applications
–Architectures with multiple programmable cores are becoming more attractive for video codec applications because they can provide highly concurrent computation and support multi...
Sang-Il Han, Soo-Ik Chae, Ahmed Amine Jerraya
ASPDAC
2006
ACM
131views Hardware» more  ASPDAC 2006»
16 years 13 days ago
POSIX modeling in SystemC
- Early estimation of the execution time of Real-Time embedded SW is an essential task in complex, HW/SW embedded system design. Application SW execution time estimation requires t...
Hector Posadas, Jesús Ádamez, Pablo ...
ASPDAC
2006
ACM
135views Hardware» more  ASPDAC 2006»
16 years 13 days ago
Robust analytical gate delay modeling for low voltage circuits
— Sakurai-Newton (SN) delay metric [1] is a widely used closed form delay metric for CMOS gates because of simplicity and reasonable accuracy. Nevertheless it can be shown that t...
Anand Ramalingam, Sreekumar V. Kodakara, Anirudh D...
ASPDAC
2006
ACM
143views Hardware» more  ASPDAC 2006»
16 years 13 days ago
CDCTree: novel obstacle-avoiding routing tree construction based on current driven circuit model
Abstract— Routing tree construction is a fundamental problem in modern VLSI design. In this paper we propose CDCTree, an Obstacle-Avoiding Rectilinear Steiner Minimum Tree (OARSM...
Yiyu Shi, Tong Jing, Lei He, Zhe Feng 0002, Xianlo...
ISLPED
2006
ACM
100views Hardware» more  ISLPED 2006»
16 years 13 days ago
Selective writeback: exploiting transient values for energy-efficiency and performance
Today’s superscalar microprocessors use large, heavily-ported physical register files (RFs) to increase the instruction throughput. The high complexity and power dissipation of ...
Deniz Balkan, Joseph J. Sharkey, Dmitry Ponomarev,...
« Prev « First page 1512 / 1669 Last » Next »