Sciweavers

8345 search results - page 1510 / 1669
» Design of Neuromorphic Hardwares
Sort
View
RSP
2006
IEEE
116views Control Systems» more  RSP 2006»
16 years 14 days ago
Performance Evaluation of an Adaptive FPGA for Network Applications
This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBla...
Christoforos Kachris, Stamatis Vassiliadis
RTAS
2006
IEEE
16 years 14 days ago
Impact of Upper Layer Adaptation on End-to-end Delay Management in Wireless Ad Hoc Networks
A good amount of research has been developed to support QoS issues in IEEE 802.11 ad hoc networks, such as QoS routing, MAC layer QoS support, and cross-layer QoS design. However,...
Wenbo He, Klara Nahrstedt
TAICPART
2006
IEEE
131views Education» more  TAICPART 2006»
16 years 14 days ago
Bogor: A Flexible Framework for Creating Software Model Checkers
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. With the proliferation of multicore arch...
Robby, Matthew B. Dwyer, John Hatcliff
VTC
2006
IEEE
102views Communications» more  VTC 2006»
16 years 14 days ago
Backward Compatible Modulation Schemes for Improving Spectrum Efficiency in DAB Systems
In this study, a new physical layer transmission technique is proposed with the spectrum efficiency up to two times of that of the Eureka-147 DAB system. The proposed technique com...
Chih-Yang Kao, Ming-Chien Tseng, Ching-Yung Chen, ...
VTS
2006
IEEE
133views Hardware» more  VTS 2006»
16 years 14 days ago
PEAKASO: Peak-Temperature Aware Scan-Vector Optimization
— In this paper, an algorithm for scan vector ordering, PEAKASO, is proposed to minimize the peak temperature during scan testing. Given a circuit with scan and the scan vectors,...
Minsik Cho, David Z. Pan
« Prev « First page 1510 / 1669 Last » Next »