Sciweavers

8345 search results - page 1487 / 1669
» Design of Neuromorphic Hardwares
Sort
View
IPPS
2009
IEEE
16 years 1 months ago
Exploiting DMA to enable non-blocking execution in Decoupled Threaded Architecture
DTA (Decoupled Threaded Architecture) is designed to exploit fine/medium grained Thread Level Parallelism (TLP) by using a distributed hardware scheduling unit and relying on exi...
Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
ISMVL
2009
IEEE
124views Hardware» more  ISMVL 2009»
16 years 1 months ago
Equivalence Checking of Reversible Circuits
Determining the equivalence of reversible circuits designed to meet a common specification is considered. The circuits’ primary inputs and outputs must be in pure logic states ...
Robert Wille, Daniel Große, D. Michael Mille...
ICVS
2009
Springer
16 years 1 months ago
Who's Counting? Real-Time Blackjack Monitoring for Card Counting Detection
This paper describes a computer vision system to detect card counters and dealer errors in a game of Blackjack from an overhead stereo camera. Card counting is becoming increasingl...
Krists Zutis, Jesse Hoey
IFIP
2009
Springer
16 years 1 months ago
A Pipelined IP Address Lookup Module for 100 Gbps Line Rates and beyond
New Internet services and technologies call for higher packet switching capacities in the core network. Thus, a performance bottleneck arises at the backbone routers, as forwarding...
Domenic Teuchert, Simon Hauger
ACMSE
2009
ACM
16 years 1 months ago
A case for compiler-driven superpage allocation
Most modern microprocessor-based systems provide support for superpages both at the hardware and software level. Judicious use of superpages can significantly cut down the number...
Joshua Magee, Apan Qasem
« Prev « First page 1487 / 1669 Last » Next »