Sciweavers

8345 search results - page 1409 / 1669
» Design of Neuromorphic Hardwares
Sort
View
SENSYS
2006
ACM
16 years 19 days ago
Data compression algorithms for energy-constrained devices in delay tolerant networks
Sensor networks are fundamentally constrained by the difficulty and energy expense of delivering information from sensors to sink. Our work has focused on garnering additional si...
Christopher M. Sadler, Margaret Martonosi
ISPASS
2005
IEEE
16 years 8 days ago
Partitioning Multi-Threaded Processors with a Large Number of Threads
Today’s general-purpose processors are increasingly using multithreading in order to better leverage the additional on-chip real estate available with each technology generation...
Ali El-Moursy, Rajeev Garg, David H. Albonesi, San...
SBCCI
2005
ACM
114views VLSI» more  SBCCI 2005»
16 years 7 days ago
Traffic generation and performance evaluation for mesh-based NoCs
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...
Leonel Tedesco, Aline Mello, Diego Garibotti, Ney ...
DIGRA
2005
Springer
16 years 6 days ago
Shadowplay: Simulated Illumination in Game Worlds
Despite the fact that there are currently a number of enjoyable digital games in which light plays a key role, we lack a vocabulary with which to discuss simulated illumination in...
Simon Niedenthal
ISLPED
2004
ACM
157views Hardware» more  ISLPED 2004»
16 years 3 days ago
4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors
We present a novel temperature/leakage sensor, developed for high-speed, low-power, monitoring of processors and complex VLSI chips. The innovative idea is the use of 4T SRAM cell...
Stefanos Kaxiras, Polychronis Xekalakis
« Prev « First page 1409 / 1669 Last » Next »