8345 search results - page 1388 / 1669 » Design of Neuromorphic Hardwares |
176
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
Recent research advocates memory streaming techniques to alleviate the performance bottleneck caused by the high latencies of off-chip memory accesses. Temporal memory streaming r...
203
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...
179
click to vote
MICRO
2009
IEEE
16 years 1 months ago
2009
IEEE
High assurance systems such as those found in aircraft controls and the financial industry are often required to handle a mix of tasks where some are niceties (such as the contro...
182
click to vote
MICRO
2009
IEEE
16 years 1 months ago
2009
IEEE
A key challenge in architecting a CMP with many cores is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based ...
171
click to vote
ASPDAC
2009
ACM
16 years 1 months ago
2009
ACM
— Power distribution networks (PDNs) are designed and analyzed iteratively. Random walk is among the most efficient methods for PDN analysis. We develop in this paper an increme...