Sciweavers

8345 search results - page 1387 / 1669
» Design of Neuromorphic Hardwares
Sort
View
176
Voted
DATE
2009
IEEE
163views Hardware» more  DATE 2009»
16 years 1 months ago
Fixed points for multi-cycle path detection
—Accurate timing analysis is crucial for obtaining the optimal clock frequency, and for other design stages such as power analysis. Most methods for estimating propagation delay ...
Vijay D'Silva, Daniel Kroening
DATE
2009
IEEE
127views Hardware» more  DATE 2009»
16 years 1 months ago
Process variation aware thread mapping for Chip Multiprocessors
Abstract—With the increasing scaling of manufacturing technology, process variation is a phenomenon that has become more prevalent. As a result, in the context of Chip Multiproce...
Shengyan Hong, Sri Hari Krishna Narayanan, Mahmut ...
DSD
2009
IEEE
144views Hardware» more  DSD 2009»
16 years 1 months ago
Composable Resource Sharing Based on Latency-Rate Servers
Abstract—Verification of application requirements is becoming a bottleneck in system-on-chip design, as the number of applications grows. Traditionally, the verification comple...
Benny Akesson, Andreas Hansson, Kees Goossens
GLVLSI
2009
IEEE
142views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Hardware-accelerated gradient noise for graphics
A synthetic noise function is a key component of most computer graphics rendering systems. This pseudo-random noise function is used to create a wide variety of natural looking te...
Josef B. Spjut, Andrew E. Kensler, Erik Brunvand
ISCA
2009
IEEE
137views Hardware» more  ISCA 2009»
16 years 1 months ago
A case for an interleaving constrained shared-memory multi-processor
Shared-memory multi-threaded programming is inherently more difficult than single-threaded programming. The main source of complexity is that, the threads of an application can in...
Jie Yu, Satish Narayanasamy
« Prev « First page 1387 / 1669 Last » Next »