8345 search results - page 1350 / 1669 » Design of Neuromorphic Hardwares |
151
click to vote
FMCAD
2007
Springer
16 years 28 days ago
2007
Springer
— The concept of applying partial fencing to logic built-in self test (LBIST) hardware structures for the purpose of using partially good chips is well known in the chip design i...
176
click to vote
FPGA
2007
ACM
16 years 28 days ago
2007
ACM
This paper describes a technique that reduces dynamic power in FPGAs by reducing the number of glitches in the global routing resources. The technique involves adding programmable...
191
click to vote
FPGA
2007
ACM
16 years 28 days ago
2007
ACM
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
158
click to vote
GPCE
2007
Springer
16 years 28 days ago
2007
Springer
Every notion of a component for the development of embedded systems has to take heterogeneity into account: components may be hardware or software or OS, synchronous or asynchrono...
190
click to vote
CLUSTER
2006
IEEE
16 years 25 days ago
2006
IEEE
IP routers are now increasingly expected to do more than just traditional packet forwarding – they must be extensible as well as scalable. It is a challenge to design a router a...