Sciweavers

8345 search results - page 1341 / 1669
» Design of Neuromorphic Hardwares
Sort
View
WWW
2009
ACM
16 years 7 months ago
Using graphics processors for high performance IR query processing
Web search engines are facing formidable performance challenges as they need to process thousands of queries per second over billions of documents. To deal with this heavy workloa...
Shuai Ding, Jinru He, Hao Yan, Torsten Suel
VLSID
2009
IEEE
115views VLSI» more  VLSID 2009»
16 years 7 months ago
Efficient Techniques for Directed Test Generation Using Incremental Satisfiability
Functional validation is a major bottleneck in the current SOC design methodology. While specification-based validation techniques have proposed several promising ideas, the time ...
Prabhat Mishra, Mingsong Chen
SIGCSE
2009
ACM
149views Education» more  SIGCSE 2009»
16 years 7 months ago
GINI: a user-level toolkit for creating micro internets for teaching & learning computer networking
GINI (GINI Is Not Internet) is an open-source toolkit for creating virtual micro Internets for teaching and learning computer networking. It provides lightweight virtual elements ...
Muthucumaru Maheswaran, Alexis Malozemoff, Daniel ...
HPCA
2009
IEEE
16 years 7 months ago
Variation-aware dynamic voltage/frequency scaling
Fine-grained dynamic voltage/frequency scaling (DVFS) is an important tool in managing the balance between power and performance in chip-multiprocessors. Although manufacturing pr...
Sebastian Herbert, Diana Marculescu
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
16 years 7 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal
« Prev « First page 1341 / 1669 Last » Next »