Sciweavers

8345 search results - page 1335 / 1669
» Design of Neuromorphic Hardwares
Sort
View
DAC
2008
ACM
16 years 7 months ago
Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips
Recent advances in digital microfluidics have enabled lab-on-a-chip devices for DNA sequencing, immunoassays, clinical chemistry, and protein crystallization. Basic operations suc...
Tao Xu, Krishnendu Chakrabarty
CHI
2006
ACM
16 years 7 months ago
Tabletop sharing of digital photographs for the elderly
We have recently begun to see hardware support for the tabletop user interface, offering a number of new ways for humans to interact with computers. Tabletops offer great potentia...
Trent Apted, Judy Kay, Aaron J. Quigley
EMSOFT
2009
Springer
16 years 1 months ago
Handling mixed-criticality in SoC-based real-time embedded systems
System-on-Chip (SoC) is a promising paradigm to implement safety-critical embedded systems, but it poses significant challenges from a design and verification point of view. In ...
Rodolfo Pellizzoni, Patrick O'Neil Meredith, Min-Y...
HASE
2007
IEEE
16 years 1 months ago
Scalable, Adaptive, Time-Bounded Node Failure Detection
This paper presents a scalable, adaptive and timebounded general approach to assure reliable, real-time Node-Failure Detection (NFD) for large-scale, high load networks comprised ...
Matthew Gillen, Kurt Rohloff, Prakash Manghwani, R...
IEEEPACT
2006
IEEE
16 years 25 days ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
« Prev « First page 1335 / 1669 Last » Next »