Sciweavers

8345 search results - page 1328 / 1669
» Design of Neuromorphic Hardwares
Sort
View
MICRO
2006
IEEE
84views Hardware» more  MICRO 2006»
16 years 24 days ago
Reunion: Complexity-Effective Multicore Redundancy
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
Jared C. Smolens, Brian T. Gold, Babak Falsafi, Ja...
ANCS
2006
ACM
16 years 23 days ago
Localized asynchronous packet scheduling for buffered crossbar switches
Buffered crossbar switches are a special type of crossbar switches. In such a switch, besides normal input queues and output queues, a small buffer is associated with each crosspo...
Deng Pan, Yuanyuan Yang
ISCAS
2005
IEEE
128views Hardware» more  ISCAS 2005»
16 years 12 days ago
Development of an audio player as system-on-a-chip using an open source platform
— Open source software are becoming more widely-used, notably in the server and desktop applications. For embedded systems development, usage of open source software can also red...
Pattara Kiatisevi, Luis Leonardo Azuara-Gomez, Rai...
ISVLSI
2005
IEEE
169views VLSI» more  ISVLSI 2005»
16 years 11 days ago
High Performance Array Processor for Video Decoding
high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...
J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin
MICRO
2005
IEEE
130views Hardware» more  MICRO 2005»
16 years 11 days ago
Exploiting Vector Parallelism in Software Pipelined Loops
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...
Samuel Larsen, Rodric M. Rabbah, Saman P. Amarasin...
« Prev « First page 1328 / 1669 Last » Next »