Sciweavers

8345 search results - page 1306 / 1669
» Design of Neuromorphic Hardwares
Sort
View
VLSID
1993
IEEE
133views VLSI» more  VLSID 1993»
15 years 11 months ago
An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters
An area-eficzent systolic architecture for realtime, programmable-coeBcient jinite impulse response (FIR)filters is presented. A technique called pipelined clustering is introduce...
V. Visvanathan, Nibedita Mohanty, S. Ramanathan
201
Voted
CCL
1994
Springer
15 years 11 months ago
Application of Constraint Logic Programming for VLSI CAD Tools
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
Renate Beckmann, Ulrich Bieker, Ingolf Markhof
SIGCOMM
1994
ACM
15 years 11 months ago
Experiences with a High-Speed Network Adaptor: A Software Perspective
This paper describes our experiences, from a software perspective, with the OSIRIS network adaptor. It first identifies the problems we encountered while programming OSIRIS and op...
Peter Druschel, Larry L. Peterson, Bruce S. Davie
ANCS
2007
ACM
15 years 10 months ago
Performance scalability of a multi-core web server
Today's large multi-core Internet servers support thousands of concurrent connections or flows. The computation ability of future server platforms will depend on increasing n...
Bryan Veal, Annie Foong
CDC
2009
IEEE
129views Control Systems» more  CDC 2009»
15 years 10 months ago
Improving the performance of active set based Model Predictive Controls by dataflow methods
Abstract-- Dataflow representations of Digital Signal Processing (DSP) software have been developing since the 1980's. They have proven to be useful in identifying bottlenecks...
Ruirui Gu, Shuvra S. Bhattacharyya, William S. Lev...
« Prev « First page 1306 / 1669 Last » Next »