Sciweavers

8345 search results - page 1297 / 1669
» Design of Neuromorphic Hardwares
Sort
View
IWSOC
2003
IEEE
97views Hardware» more  IWSOC 2003»
16 years 3 days ago
Evaluating Template-Based Instruction Compression on Transport Triggered Architectures
In embedded systems, memory is one of the most expensive resources. Due to this, program code size has turned out to be one of the most critical design constraints. Code compressi...
Jari Heikkinen, Tommi Rantanen, Andrea G. M. Cilio...
IWSOC
2003
IEEE
99views Hardware» more  IWSOC 2003»
16 years 3 days ago
Template Generation and Selection Algorithms
The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extra...
Yuanqing Guo, Gerard J. M. Smit, Hajo Broersma, Pa...
MSE
2003
IEEE
120views Hardware» more  MSE 2003»
16 years 3 days ago
A Collaborative Environment for Remote Experimentation
Embedded systems have become common place in industry and domestic electronics, resulting in the need for educational institutions to teach advanced embedded systems design. Exper...
Michael Callaghan, Jim Harkin, Chris Peters, T. Ma...
MSS
2003
IEEE
76views Hardware» more  MSS 2003»
16 years 3 days ago
A Scalable Architecture for Clustered Network Attached Storage
Network attached storage systems must provide highly available access to data while maintaining high performance, easy management, and maximum scalability. In this paper, we descr...
Jonathan D. Bright, John A. Chandy
VTS
2003
IEEE
87views Hardware» more  VTS 2003»
16 years 3 days ago
An Analog Checker with Dynamically Adjustable Error Threshold for Fully Differential Circuits
We present a novel analog checker that adjusts dynamically the error threshold to the magnitude of its input signals. We demonstrate that this property is crucial for accurate con...
Haralampos-G. D. Stratigopoulos, Yiorgos Makris
« Prev « First page 1297 / 1669 Last » Next »