Sciweavers

8345 search results - page 1291 / 1669
» Design of Neuromorphic Hardwares
Sort
View
WMPI
2004
ACM
16 years 8 days ago
A low cost, multithreaded processing-in-memory system
This paper discusses die cost vs. performance tradeoffs for a PIM system that could serve as the memory system of a host processor. For an increase of less than twice the cost of ...
Jay B. Brockman, Shyamkumar Thoziyoor, Shannon K. ...
ADAEUROPE
2004
Springer
16 years 8 days ago
Vector Processing in Ada
Abstract. To handle signal processing algorithms such as the Fast Fourrier Transform (FFT) or the Discrete Cosine Transform (DCT) system designers have traditionally resorted to sp...
Franco Gasperoni
AIS
2004
Springer
16 years 8 days ago
Proposal of High Level Architecture Extension
The paper proposes three dimensional extension to High Level ARchitecture (HLA) and Runtime Infrastructure (RTI) to solve several issues such as security, information hiding proble...
Jae-Hyun Kim, Tag Gon Kim
203
Voted
ASIASIM
2004
Springer
16 years 8 days ago
LSTAFF: System Software for Large Block Flash Memory
Abstract. Recently, flash memory is widely used in embedded applications since it has strong points: non-volatility, fast access speed, shock resistance, and low power consumption...
Tae-Sun Chung, Dong-Joo Park, Yeonseung Ryu, Sugwo...
ATVA
2004
Springer
76views Hardware» more  ATVA 2004»
16 years 8 days ago
A Temporal Assertion Extension to Verilog
Many circuit designs need to follow some temporal rules. However, it is hard to express and verify them in the past. Therefore, a temporal assertion extension to Verilog, called Te...
Kai-Hui Chang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Ku...
« Prev « First page 1291 / 1669 Last » Next »