Sciweavers

14898 search results - page 2643 / 2980
» Design of Neural Networks
Sort
View
CODES
2005
IEEE
16 years 11 days ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
DSN
2005
IEEE
16 years 11 days ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
ICDCSW
2005
IEEE
16 years 10 days ago
Probability Based Power Aware Error Resilient Coding
Error resilient encoding in video communication is becoming increasingly important due to data transmission over unreliable channels. In this paper, we propose a new power-aware e...
Minyoung Kim, Hyunok Oh, Nikil D. Dutt, Alexandru ...
INFOCOM
2005
IEEE
16 years 10 days ago
Improving VoIP quality through path switching
Abstract— The current best-effort Internet cannot readily provide the service guarantees that VoIP applications often require. Path switching can potentially address this problem...
Shu Tao, Kuai Xu, Antonio Estepa, Teng Fei, Lixin ...
172
Voted
QSHINE
2005
IEEE
16 years 9 days ago
Adaptive Low-Complexity Erasure-Correcting Code-Based Protocols for QoS-Driven Mobile Multicast Services
—We propose an adaptive hybrid automatic repeat request–forward error correction (ARQ–FEC) erasure-correcting scheme for quality of service (QoS)-driven mobile multicast serv...
Qinghe Du, Xi Zhang
« Prev « First page 2643 / 2980 Last » Next »