Sciweavers

14898 search results - page 2586 / 2980
» Design of Neural Networks
Sort
View
FPGA
2003
ACM
154views FPGA» more  FPGA 2003»
16 years 1 days ago
Parallel placement for field-programmable gate arrays
Placement and routing are the most time-consuming processes in automatically synthesizing and configuring circuits for field-programmable gate arrays (FPGAs). In this paper, we ...
Pak K. Chan, Martine D. F. Schlag
FPL
2003
Springer
161views Hardware» more  FPL 2003»
16 years 1 days ago
Laura: Leiden Architecture Research and Exploration Tool
At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map fast and efficiently applications written in Matlab onto recon...
Claudiu Zissulescu, Todor Stefanov, Bart Kienhuis,...
ACSAC
2002
IEEE
15 years 11 months ago
Security of Internet Location Management
In the Mobile IPv6 protocol, the mobile node sends binding updates to its correspondents to inform them about its current location. It is well-known that the origin of this locati...
Tuomas Aura, Michael Roe, Jari Arkko
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
15 years 11 months ago
E-Design Based on the Reuse Paradigm
This paper gives an overview on a Virtual electronic component or IP (Intellectual Property) exchange infrastructure whose main components are a XML "well structured IP e-cat...
L. Ghanmi, A. Ghrab, M. Hamdoun, B. Missaoui, K. S...
HICSS
2002
IEEE
128views Biometrics» more  HICSS 2002»
15 years 11 months ago
Flexible Instructional Strategies for E-learning
This paper provides an overview on a German lighthouse research project called L3 in the area of e-learning systems that supply e-learning services via a virtual private network. ...
Michael Altenhofen, Joachim Schaper
« Prev « First page 2586 / 2980 Last » Next »