Sciweavers

305 search results - page 51 / 61
» Design of Digital Circuits on the Basis of Hardware Template...
Sort
View
SQJ
2002
106views more  SQJ 2002»
15 years 5 months ago
Energy Metric for Software Systems
Acknowledging the intense requirement for low power operation in most portable computing systems, this paper introduces the notion of energy efficient software design and proposes ...
Alexander Chatzigeorgiou, George Stephanides
ISQED
2005
IEEE
108views Hardware» more  ISQED 2005»
15 years 11 months ago
Error Analysis for the Support of Robust Voltage Scaling
Recently, a new Dynamic Voltage Scaling (DVS) scheme has been proposed that increases energy efficiency significantly by allowing the processor to operate at or slightly below the...
David Roberts, Todd M. Austin, David Blaauw, Trevo...
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
15 years 10 months ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...
ISCAS
2007
IEEE
128views Hardware» more  ISCAS 2007»
16 years 10 days ago
Collaborative Routing Architecture for FPGA
— In this paper we present the Collaborative Routing Architecture (CRA), a routing architecture specially designed to achieve high efficiency in hardware and competitive delay p...
Yaling Ma, Mingjie Lin
ASPDAC
1998
ACM
72views Hardware» more  ASPDAC 1998»
15 years 10 months ago
Space- and Time-Efficient BDD Construction via Working Set Control
Binary decision diagrams (BDDs) have been shown to be a powerful tool in formal verification. Efficient BDD construction techniques become more important as the complexity of proto...
Bwolen Yang, Yirng-An Chen, Randal E. Bryant, Davi...