305 search results - page 49 / 61 » Design of Digital Circuits on the Basis of Hardware Template... |
159
click to vote
DATE
2009
IEEE
16 years 24 days ago
2009
IEEE
In modern digital ICs, the increasing demand for performance and throughput requires operating frequencies of hundreds of megahertz, and in several cases exceeding the gigahertz r...
141
click to vote
ISCAS
2007
IEEE
16 years 10 days ago
2007
IEEE
—A shared bus is a suitable structure for minimizing the interconnections costs in system synthesis. It has also been shown that the word-length of Functional Units has a great i...
188
click to vote
WCE
2007
15 years 7 months ago
2007
Improving testability during the early stages of High-level synthesis has several advantages including reduced test hardware overhead and design iterations. Recently, BIST techniq...
207
click to vote
INTEGRATION
2006
15 years 6 months ago
2006
Improving testability during the early stages of high-level synthesis has several benefits including reduced test hardware overheads, reduced test costs, reduced design iterations...
155
click to vote
ISPD
2010
ACM
16 years 27 days ago
2010
ACM
In the nanometer IC design, dummy fill is often performed to improve layout pattern uniformity and the post-CMP quality. However, filling dummies might greatly increase intercon...