305 search results - page 45 / 61 » Design of Digital Circuits on the Basis of Hardware Template... |
168
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Small, embedded integrated circuits (ICs) such as smart cards are vulnerable to so-called side-channel attacks (SCAs). The attacker can gain information by monitoring the power co...
168
click to vote
FPGA
2010
ACM
15 years 4 months ago
2010
ACM
Metastability is a phenomenon that can cause system failures in digital circuits. It may occur whenever signals are being transmitted across asynchronous or unrelated clock domain...
156
click to vote
PADS
2003
ACM
15 years 11 months ago
2003
ACM
There is a wide-spread usage of hardware design languages(HDL) to speed up the time-to-market for the design of modern digital systems. Verification engineers can simulate hardwa...
169
click to vote
ISPD
2005
ACM
15 years 11 months ago
2005
ACM
In this paper, we present a very fast and accurate rectilinear Steiner minimal tree (RSMT)1 algorithm called FLUTE. The algorithm is an extension of the wirelength estimation appr...
166
click to vote
DDECS
2007
IEEE
16 years 12 days ago
2007
IEEE
– Algorithmic State Machines are a 40-year old tool for the design of digital circuits. They are a good alternative to Finite State Machines, where only states can be properly de...