9477 search results - page 348 / 1896 » Design is as Easy as Optimization |
173
click to vote
VLSID
2009
IEEE
16 years 7 months ago
2009
IEEE
Designing MOS decoupling capacitors (DECAPs) in nanotechnologies provides many challenges due to the existing trade-offs among transient time response behavior, area, and gate lea...
172
click to vote
CEC
2009
IEEE
16 years 1 months ago
2009
IEEE
— Polymorphic digital circuits contain ordinary and polymorphic gates. In the past, Cartesian Genetic Programming (CGP) has been applied to synthesize polymorphic circuits at the...
181
click to vote
INFOCOM
2007
IEEE
16 years 1 months ago
2007
IEEE
— The Valiant Load-Balancing (VLB) design has been proposed for a backbone network architecture that can efficiently provide predictable performance under changing traffic matr...
150
click to vote
ISCAS
2006
IEEE
16 years 24 days ago
2006
IEEE
— We consider the design of the MAC layer for low power, low data-rate, impulse-radio ultra-wide band (IRUWB) networks. In such networks, the primary concern is energy consumptio...
182
click to vote
DATE
2005
IEEE
16 years 12 days ago
2005
IEEE
— This paper suggests a methodology to decrease the power of a static CMOS standard cell design at layout level by focusing on switched capacitance. The term switched is the key:...