Sciweavers

9477 search results - page 1585 / 1896
» Design is as Easy as Optimization
Sort
View
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 9 days ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...
DATE
2005
IEEE
155views Hardware» more  DATE 2005»
16 years 9 days ago
Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing
Fueled by an unprecedented desire for convenience and self-service, consumers are embracing embedded technology solutions that enhance their mobile lifestyles. Consequently, we wi...
Mahmut T. Kandemir, Feihui Li, Guilin Chen, Guangy...
HICSS
2005
IEEE
145views Biometrics» more  HICSS 2005»
16 years 9 days ago
Towards a Reliable and Efficient Distributed Storage System
This paper presents RDSS, a Resource Area Network (RAN)-based Distributed Storage System, which is designed for high scalability, long-term reliability, and operational efficiency...
Xiaodong Li, Chang Liu
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
16 years 9 days ago
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
— This paper presents an architecture and a wrapper synthesis approach for the design of multi-clock systems-on-chips. We build upon the initial work on multi-clock latency-insen...
Ankur Agiwal, Montek Singh
ICCV
2005
IEEE
16 years 9 days ago
Visual Learning Given Sparse Data of Unknown Complexity
This study addresses the problem of unsupervised visual learning. It examines existing popular model order selection criteria before proposes two novel criteria for improving visu...
Tao Xiang, Shaogang Gong
« Prev « First page 1585 / 1896 Last » Next »