Sciweavers

788 search results - page 88 / 158
» Design and use of a system-level specification and verificat...
Sort
View
ICCAD
1999
IEEE
125views Hardware» more  ICCAD 1999»
15 years 10 months ago
Direct synthesis of timed asynchronous circuits
This paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a ...
Sung Tae Jung, Chris J. Myers
DAC
2009
ACM
16 years 7 months ago
Interconnection fabric design for tracing signals in post-silicon validation
Post-silicon validation has become an essential step in the design flow of today's complex integrated circuits. One effective technique that provides real-time visibility to ...
Xiao Liu, Qiang Xu
TSE
2008
97views more  TSE 2008»
15 years 6 months ago
Timed Automata Patterns
Timed Automata have proven to be useful for specification and verification of real-time systems. System design using Timed Automata relies on explicit manipulation of clock variabl...
Jin Song Dong, Ping Hao, Shengchao Qin, Jun Sun 00...
CEEMAS
2003
Springer
15 years 10 months ago
RIO: Roles, Interactions and Organizations
Abstract. The notions of role and organization have often been emphasized in several agent oriented methodologies. Sadly, the notion of interaction has seldom been reified in these...
Philippe Mathieu, Jean-Christophe Routier, Yann Se...
CODES
2004
IEEE
15 years 10 months ago
Analytical models for leakage power estimation of memory array structures
There is a growing need for accurate power models at the system level. Memory structures such as caches, Branch Target Buffers (BTBs), and register files occupy significant area i...
Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt,...