Sciweavers

788 search results - page 59 / 158
» Design and use of a system-level specification and verificat...
Sort
View
CORR
2006
Springer
193views Education» more  CORR 2006»
15 years 6 months ago
On the Design of Agent-Based Systems using UML and Extensions
The Unified Software Development Process (USDP) and Unified Modeling Language (UML) have been now generally accepted as the standard methodology and modeling language for developin...
Mihaela Dinsoreanu, Ioan Salomie, Kalman Pusztai
ASPDAC
2006
ACM
109views Hardware» more  ASPDAC 2006»
16 years 8 days ago
Cycle error correction in asynchronous clock modeling for cycle-based simulation
— As the complexity of SoCs is increasing, hardware/software co-verification becomes an important part of system verification. C-level cycle-based simulation could be an efficien...
Junghee Lee, Joonhwan Yi
ICCAD
1997
IEEE
90views Hardware» more  ICCAD 1997»
15 years 10 months ago
A hierarchical decomposition methodology for multistage clock circuits
† This paper describes a novel methodology to automate the design of the interconnect distribution for multistage clock circuits. We introduce two key ideas. First, a hierarchica...
Gary Ellis, Lawrence T. Pileggi, Rob A. Rutenbar
CODES
2004
IEEE
15 years 10 months ago
Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis
This paper concerns automatic hardware synthesis from data flow graph (DFG) specification for fast HW/SW cosynthesis. A node in DFG represents a coarse grain block such as FIR and...
Hyunuk Jung, Soonhoi Ha
POPL
2006
ACM
16 years 6 months ago
Engineering with logic: HOL specification and symbolic-evaluation testing for TCP implementations
The TCP/IP protocols and Sockets API underlie much of modern computation, but their semantics have historically been very complex and ill-defined. The real standard is the de fact...
Steve Bishop, Matthew Fairbairn, Michael Norrish, ...