Sciweavers

788 search results - page 55 / 158
» Design and use of a system-level specification and verificat...
Sort
View
ISARCS
2010
156views Hardware» more  ISARCS 2010»
15 years 8 months ago
A Road to a Formally Verified General-Purpose Operating System
Methods of formal description and verification represent a viable way for achieving fundamentally bug-free software. However, in reality only a small subset of the existing operati...
Martin Decký
IIE
2008
88views more  IIE 2008»
15 years 6 months ago
Development of Generative Learning Objects Using Feature Diagrams and Generative Techniques
Abstract. Learning Objects (LOs) play a key role for supporting eLearning. In general, however, the development of LOs remains a vague issue, because there is still no clearly defi...
Vytautas Stuikys, Robertas Damasevicius
AADEBUG
2005
Springer
15 years 12 months ago
Specifying and checking component usage
One of today’s challenges is producing reliable software in the face of an increasing number of interacting components. Our system CHET lets developers define specifications des...
Steven P. Reiss
ATVA
2009
Springer
141views Hardware» more  ATVA 2009»
15 years 10 months ago
Formal Verification for High-Assurance Behavioral Synthesis
We present a framework for certifying hardware designs generated through behavioral synthesis, by using formal verification to certify the associated synthesis transformations. We ...
Sandip Ray, Kecheng Hao, Yan Chen, Fei Xie, Jin Ya...
B
2007
Springer
15 years 10 months ago
Automatic Translation from Combined B and CSP Specification to Java Programs
Abstract. A recent contribution to the formal specification and verification of concurrent systems is the integration of the state- and event-based approaches B and CSP, specifical...
Letu Yang, Michael Poppleton