Sciweavers

788 search results - page 50 / 158
» Design and use of a system-level specification and verificat...
Sort
View
ICCAD
1999
IEEE
81views Hardware» more  ICCAD 1999»
15 years 10 months ago
Modeling design constraints and biasing in simulation using BDDs
Constraining and input biasing are frequently used techniques in functional verification methodologies based on randomized simulation generation. Constraints confine the simulatio...
Jun Yuan, Kurt Shultz, Carl Pixley, Hillel Miller,...
SAC
2008
ACM
15 years 4 months ago
Profile based comparative analysis for AOSE methodologies evaluation
This study focuses on the analysis and evaluation of agentoriented methodologies. Different studies have been proposed for the evaluation of agent-oriented methodologies adopting ...
Luca Cernuzzi, Franco Zambonelli
CSI
2008
75views more  CSI 2008»
15 years 6 months ago
Identity-based universal designated multi-verifiers signature schemes
An identity-based (ID-based) universal designated verifier signature (ID-UDVS) scheme allows a signature holder to designate a specific verifier of the signature by using a simpli...
Seung-Hyun Seo, Jung Yeon Hwang, Kyu Young Choi, D...
PADL
2009
Springer
16 years 7 months ago
Declarative Network Verification
Abstract. In this paper, we present our initial design and implementation of a declarative network verifier (DNV). DNV utilizes theorem proving, a well established verification tec...
Anduo Wang, Prithwish Basu, Boon Thau Loo, Oleg So...
DAC
2008
ACM
16 years 7 months ago
Functional test selection based on unsupervised support vector analysis
Extensive software-based simulation continues to be the mainstream methodology for functional verification of designs. To optimize the use of limited simulation resources, coverag...
Onur Guzey, Li-C. Wang, Jeremy R. Levitt, Harry Fo...