Sciweavers

3116 search results - page 457 / 624
» Design and implementation of network puzzles
Sort
View
IWSOC
2005
IEEE
151views Hardware» more  IWSOC 2005»
15 years 12 months ago
A Low Area and Low Power Programmable Baseband Processor Architecture
A fully programmable radio baseband processor architecture is presented. The architecture is based on a DSP processor core and a number flexible accelerators, connected via a con...
Eric Tell, Anders Nilsson, Dake Liu
EMSOFT
2005
Springer
15 years 12 months ago
Distributing synchronous programs using bounded queues
This paper is about the modular compilation and distribution of a sub-class of Simulink programs [9] across networks using bounded FIFO queues. The problem is first addressed mat...
Marco Zennaro, Raja Sengupta
FPL
2005
Springer
100views Hardware» more  FPL 2005»
15 years 12 months ago
HAIL: A Hardware-Accelerated Algorithm for Language Identification
A hardware-accelerated algorithm has been designed to automatically identify the primary languages used in documents transferred over the Internet. The algorithm has been implemen...
Charles M. Kastner, G. Adam Covington, Andrew A. L...
ICCSA
2005
Springer
15 years 12 months ago
Attacks on Port Knocking Authentication Mechanism
Abstract. Research in authentication mechanisms has led to the design and development of new schemes. The security provided by these procedures must be reviewed and analyzed before...
Antonio Izquierdo Manzanares, Joaquín Torre...
PDCAT
2005
Springer
15 years 12 months ago
Collaborative MPEG-4 Contents Authoring, Presentation and Interaction in a Mobile Environment
Recent advances in wireless technology and availability of portable devices with networking capabilities made the increasing hot topic, ubiquitous computing become reality. Also, ...
SongLu Li, Sangwook Kim, Sunkyung Kim