Sciweavers

3116 search results - page 342 / 624
» Design and implementation of network puzzles
Sort
View
SOSP
2001
ACM
16 years 3 months ago
SEDA: An Architecture for Well-Conditioned, Scalable Internet Services
We propose a new design for highly concurrent Internet services, which we call the staged event-driven architecture (SEDA). SEDA is intended to support massive concurrency demands...
Matt Welsh, David E. Culler, Eric A. Brewer
FCCM
2005
IEEE
115views VLSI» more  FCCM 2005»
16 years 6 days ago
FIFO Communication Models in Operating Systems for Reconfigurable Computing
Increasing demands upon embedded systems for higher level services like networking, user interfaces and file system management, are driving growth in fully-featured operating syst...
John A. Williams, Neil W. Bergmann, X. Xie
JSAC
2008
167views more  JSAC 2008»
15 years 6 months ago
DTN: an architectural retrospective
We review the rationale behind the current design of the Delay/Disruption Tolerant Networking (DTN) Architecture and highlight some remaining open issues. Its evolution, from a foc...
Kevin R. Fall, Stephen Farrell
SENSYS
2010
ACM
15 years 4 months ago
sMAP: a simple measurement and actuation profile for physical information
As more and more physical information becomes available, a critical problem is enabling the simple and efficient exchange of this data. We present our design for a simple RESTful ...
Stephen Dawson-Haggerty, Xiaofan Jiang, Gilman Tol...
CODES
2005
IEEE
16 years 6 days ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...