Sciweavers

4138 search results - page 345 / 828
» Design and implementation of a network simulation system
Sort
View
MICRO
2006
IEEE
155views Hardware» more  MICRO 2006»
16 years 23 days ago
In-Network Cache Coherence
With the trend towards increasing number of processor cores in future chip architectures, scalable directory-based protocols for maintaining cache coherence will be needed. Howeve...
Noel Eisley, Li-Shiuan Peh, Li Shang
ISCA
2008
IEEE
201views Hardware» more  ISCA 2008»
15 years 6 months ago
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
ICC
2007
IEEE
133views Communications» more  ICC 2007»
16 years 1 months ago
An Energy-Aware Multi-Hop Tree Scatternet for Bluetooth Networks
Abstract— Bluetooth is an enabling technology used to construct personal area networks. Since Bluetooth devices are usually energy-constrained, a critical issue for Bluetooth net...
Yuanyuan Zhou, Muralidhar Medidi
ICITA
2005
IEEE
16 years 10 days ago
WiFiAdmin: An Intelligent Web-Based Management Environment for Wireless Networks
Wireless network communities face a number of difficulties due to lack of integration between network and community resources management. In this work, we present a novel solution...
Eythimios Dimopoulos, Athanasios Panousis, Evangel...
150
Voted
IPPS
2006
IEEE
16 years 23 days ago
Dynamic power saving in fat-tree interconnection networks using on/off links
Current trends in high-performance parallel computers show that fat-tree interconnection networks are one of the most popular topologies. The particular characteristics of this to...
Marina Alonso, Salvador Coll, Juan Miguel Mart&iac...