Sciweavers

666 search results - page 39 / 134
» Design and implementation of a live-analysis digital forensi...
Sort
View
ISLPED
2005
ACM
96views Hardware» more  ISLPED 2005»
15 years 11 months ago
A low-power, multichannel gated oscillator-based CDR for short-haul applications
A gated current-controlled oscillator (GCCO) based topology is used to implement a low-power multi-channel clock and data recovery (CDR) system in a 0.18um digital CMOS technology...
Armin Tajalli, Paul Muller, Seyed Mojtaba Atarodi,...
DDECS
2007
IEEE
143views Hardware» more  DDECS 2007»
16 years 12 days ago
Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System
– The implementation and the fault simulation technique for the highly reliable digital design using two FPGAs under a processor control is presented. Two FPGAs are used for dupl...
Pavel Kubalík, Jirí Kvasnicka, Hana ...
GECCO
2003
Springer
120views Optimization» more  GECCO 2003»
15 years 11 months ago
Multi-FPGA Systems Synthesis by Means of Evolutionary Computation
Abstract. Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and num...
José Ignacio Hidalgo, Francisco Ferná...
SERP
2003
15 years 7 months ago
Experiences Developing an E-Whiteboard-Based Circuit Designer
E-whiteboards - large image display surfaces (LIDS) that support data input with pen-based sketching - have become more readily available in recent times. We describe a prototype ...
Ray Liu, Lisa Wong, John C. Grundy
ICMCS
2006
IEEE
154views Multimedia» more  ICMCS 2006»
16 years 2 days ago
Design of Audio and Video decoder for the T-DMB Receiver
We present a low-power architectural MPEG-4 part-10 AVC/H.264 video and MPEG-4 BSAC audio decoder chip capable of delivering high-quality and high-compression in wireless multimed...
Bontae Koo, Juhyun Lee, Sekho Lee, Jinkyu Kim, Min...