473 search results - page 87 / 95 » Design Methodologies for Noise in Digital Integrated Circuit... |
182
click to vote
FPGA
2005
ACM
15 years 11 months ago
2005
ACM
Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices sig...
188
click to vote
DAC
2003
ACM
15 years 11 months ago
2003
ACM
We propose in this paper an extension on the Scan Chain Concealment technique to further reduce test time and volume requirement. The proposed methodology stems from the architect...
150
click to vote
DAC
1995
ACM
15 years 9 months ago
1995
ACM
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
150
click to vote
ISPD
2006
ACM
15 years 12 months ago
2006
ACM
Physical Design of modern systems on chip is extremely challenging. Such digital integrated circuits often contain tens of millions of logic gates, intellectual property blocks, e...
178
click to vote
ISPD
2009
ACM
16 years 23 days ago
2009
ACM
As VLSI technology moves to the 65nm node and beyond, interconnect delay greatly limits the circuit performance. As a critical component in interconnect synthesis, layer assignmen...