Sciweavers

473 search results - page 62 / 95
» Design Methodologies for Noise in Digital Integrated Circuit...
Sort
View
FPGA
2004
ACM
136views FPGA» more  FPGA 2004»
15 years 11 months ago
Active leakage power optimization for FPGAs
We consider active leakage power dissipation in FPGAs and present a “no cost” approach for active leakage reduction. It is well-known that the leakage power consumed by a digi...
Jason Helge Anderson, Farid N. Najm, Tim Tuan
ISLPED
1995
ACM
96views Hardware» more  ISLPED 1995»
15 years 9 months ago
Towards a high-level power estimation capability
We will present a power estimation technique for digital integrated circuits that operates at the register transfer level RTL. Such a high-level power estimation capability is r...
Farid N. Najm
ICCAD
2003
IEEE
141views Hardware» more  ICCAD 2003»
15 years 11 months ago
An Enhanced Multilevel Algorithm for Circuit Placement
This paper presents several important enhancements to the recently published multilevel placement package mPL [12]. The improvements include (i) unconstrained quadratic relaxation...
Tony F. Chan, Jason Cong, Tim Kong, Joseph R. Shin...
ITC
2003
IEEE
148views Hardware» more  ITC 2003»
15 years 11 months ago
HyAC: A Hybrid Structural SAT Based ATPG for Crosstalk
As technology evolves into the deep sub-micron era, signal integrity problems are growing into a major challenge. An important source of signal integrity problems is the crosstalk...
Xiaoliang Bai, Sujit Dey, Angela Krstic
ASPDAC
2006
ACM
166views Hardware» more  ASPDAC 2006»
16 years 1 days ago
Temperature-aware routing in 3D ICs
Three-dimensional integrated circuits (3D ICs) provide an attractive solution for improving circuit performance. Such solutions must be embedded in an electrothermally-conscious d...
Tianpei Zhang, Yong Zhan, Sachin S. Sapatnekar